

# Digilent Digilab 2 Reference Manual

Revision: 5/7/02



www.digilentinc.com


215 E Main Suite D | Pullman, WA 99163  
(509) 334 6306 Voice and Fax

## Overview

The Digilab 2 development board (the D2) features the Xilinx Spartan 2 XC2S200 FPGA circuit board and provides an inexpensive and expandable platform on which to design and implement digital circuits of all kinds. D2 board features include:

- A Xilinx XC2S200 FPGA;
- Dual on-board 1.5A power regulators (2.5V and 3.3V);
- A socketed 50MHz oscillator;
- An EPP-capable parallel port for JTAG-based FPGA programming and user data transfers;
- A 5-wire Rs-232 serial port;
- A status LED and pushbutton for basic I/O;
- Six 100-mil spaced, right-angle DIP socket 40-pin expansion connectors.

The D2 board has been designed specifically to work with Xilinx ISE CAD tools, including the free WebPack tools available from the Xilinx website. Like other Spartan 2 boards in the Digilab family, the D2 board has been partitioned so that only the hardware required for a particular project need be purchased. Several existing peripheral boards that mate



**D2 circuit board block diagram**

with the expansion connectors are currently available (see [www.digilentinc.com](http://www.digilentinc.com)), and new boards are frequently added. The low-cost, standard expansion connectors allow new peripheral boards, including wire-wrap or manually soldered boards, to be quickly designed and used. The D2 board ships with a power supply and programming cable, so designs can be implemented immediately without the need for any additional hardware.

## Functional description

The Digilab D2 board has been designed to offer an unembellished, low-cost system for designers who need a flexible platform to gain exposure to the Spartan 2 device, or for those who need to rapidly prototype FPGA-based designs. The D2 board provides only the essential supporting devices for the Spartan 2, and routes all available FPGA signals to standard expansion connectors. Included on the board are 2.5VDC and 3.3VDC regulators, a JTAG configuration circuit that uses a standard parallel

cable, basic communication ports including an enhanced parallel port and 5-wire serial port, a 50MHz oscillator, and a pushbutton and LED for rudimentary I/O.

The D2 board has been designed to serve as a host for various peripheral boards. The expansion connectors on the D2 board mate with standard 40-pin, 100 mil spaced DIP headers available from any catalog distributor. Expansion connectors provide the unregulated supply voltage (VU), 3.3V, GND, and 37 FPGA signals to peripheral boards, so system designers can quickly develop application-specific peripheral boards. Digilent also produces an assortment of other expansion boards featuring commonly used devices. Visit the Digilent website for a listing of currently available boards. ([www.digilentinc.com](http://www.digilentinc.com))

Table 1 shows all signals routed on the D2 board. These signals, and the circuits to which they connect, are described in the following sections.


<u>Power Supplies</u>	
VU	Unregulated power supply voltage – depends on power supply used. Must be between 5VDC and 10VDC. Routed to regulators and expansion connectors only.
VDD33	VCCO/VCC for all devices, routed on PCB plane. 1.5A can be drawn with less than 20mV ripple (typical)
VDD25	FPGA VCCINT routed on PCB plane
GND	System ground routed to all devices on PCB ground plane
<u>Programming and parallel port</u>	
PWE	EPP mode write enable signal (in to FPGA)
PD0-PD7	Bi-directional data signals
PINT	Interrupt signal (out from FPGA)
PWT	EPP mode wait signal (out from FPGA)
PDS	EPP mode data strobe (in to FPGA)
PRS	Reset signal (in to FPGA)
PAS	EPP mode address strobe (in to FPGA)
<u>Serial port</u>	
RXD	Serial port receive data (in to FPGA)
TXD	Serial port send data (out from FPGA)
DSR	Serial port data set ready (out from FPGA)
CTS	Serial port clear to send (out from FPGA)
RST	Serial port request to send (in to FPGA)
<u>On board devices</u>	
BTN1	User-controllable pushbutton input
LED1	User-controllable status LED
CLK1	CMOS oscillator connected to GCLK0
<u>Expansion Connectors</u>	
A4-A40	A bus signals connecting the A & E connectors to the FPGA
B4-B14	B bus signals connecting the B & F connectors to the FPGA
C4-C40	C bus signals connecting the C connector to the FPGA
D4-D40	D bus signals connecting the D connector to the FPGA

**Table 1. D2 board signal definitions**

## Parallel port and FPGA configuration circuit

The Digilab 2 board uses a DB-25 parallel port connector to route JTAG programming signals from a host computer to the FPGA. This same connector also routes the computer's parallel port pins to the FPGA following the EPP port definition contained in the IEEE 1284 standard. A three-state buffer, controlled by a switch, determines whether the JTAG port or EPP port is enabled. With this circuit, the FPGA can be configured using the JTAG protocol over the parallel cable. The same cable can then be used (after the switch is repositioned) to move data between the board and the host computer using the high-speed EPP protocol. A separate JTAG header is also provided so that a dedicated programming cable (like the Xilinx Parallel III cable) can be used.

The JTAG programming circuit follows the JTAG schematic available from Xilinx, so that the Digilab 2 board is fully compatible with all Xilinx programming tools. The EPP parallel port circuit follows IEEE 1284 specification guidelines, and data rates approaching 2Mbytes/second can be achieved. JTAG and EPP connections are shown in the diagrams (Figure 1) below.



Pin	EPP signal	EPP Function
1	Write Enable (O)	Low for read, High for write
2-9	Data bus (B)	Bi-directional data lines
10	Interrupt (I)	Interrupt/acknowledge input
11	Wait (I)	Bus handshake; low to ack
12	Spare	NOT CONNECTED
13	Spare	NOT CONNECTED
14	Data Strobe (O)	Low when data valid
15	Spare	NOT CONNECTED
16	Reset (O)	Low to reset
17	Address strobe (O)	Low when address valid
18-25	GND	System ground

**Figure 1. Parallel port connectors and signals**

The D2 board directly supports JTAG and SPROM configuration. Hardware debugger configuration is supported indirectly. To configure the board from a computer using the JTAG mode, set switch 1 (SW1) in the JTAG position, and attach a power supply and programming cable. The power supply must be connected before the parallel cable or the board may hang in a non-communicating state. The board will be auto-detected by the Xilinx JTAG programming software, and all normal JTAG operations will be available.

To configure the FPGA from an SPROM, load the programmed SPROM into the 8-pin ROM socket (labeled IC6), place SW1 in the PORT position, add jumpers to all mode pins, and apply power.

To configure the board using the hardware debugger protocol, a slight board modification is required – a jumper wire must be soldered to the non-VCC side of R45. Insert wire-wrap posts into the SPROM socket, attach the hardware debugger signals to the appropriate posts, and attach the PROG signal to the jumper wire attached to R45. The hardware debugger programming software will now automatically recognize the board and hardware debugger programming can proceed as normal.

Programming circuit detail is shown below (Figure 2). Note that all parallel port signals are routed to the test header J12 for easy connection of test and measurement equipment.





Figure 2. Parallel port and programming circuit schematic

### Serial Port

The D2 serial port uses a Maxim MAX3386E RS-232 voltage converter to generate the required RS-232 voltages. Five signals are connected through the RS-232 converter, allowing for partial hardware handshaking. The serial port pin definitions and circuit are shown in Figure 3. The serial port is provided, in part, to support the Xilinx MicroBlaze embedded RSIC processor core available from the Xilinx website.

The two devices connected to either end of a serial cable are designated as the Data Terminal Equipment (DTE) and the Data Communications Equipment (DCE). The DCE was originally conceived to be a modem, but now many devices connect to a computer as a DCE. A DTE device uses a male DB-9 connector, and a DCE device uses a female DB-9 connector. The DTE is considered the

source of data, and the DCE the peripheral device. Two DTE devices can be connected via a serial cable, only if lines two and three are crossed – this is referred to as a null modem cable. A DTE and DCE device can be connected with a straight-through cable. The Digilab 2 board is configured as a DCE device.



**Figure 3. Serial port circuit schematic**

**Oscillator**

The Digilab 2 uses a socketed half-size 8-pin DIP oscillator. The board ships with a 50MHz oscillator, allowing for system clocks ranging from DC to 200MHz (using the Spartan 2 DLL circuit and/or clock counter-dividers). Oscillators from 32KHz to 100MHz can easily be substituted, allowing for a wide range of clock frequencies. The oscillator, which is connected to the FPGA GCK0 input (P80), is bypassed with a 0.1uF capacitor and it is physically located as close to the FPGA as possible (trace length is about 10mm).

**Power Supplies**

The Digilab 2 board uses two LM317 1.5A voltage regulators to produce 2.5VDC and 3.3VDC supplies. The regulator inputs are driven from an external DC power supply connected to the on-board 2.1mm center-positive power jack. The regulators have 10uF of input capacitance, 20uF of local output capacitance, and 10uF of regulation bypass capacitance. This allows the regulators to produce stable,


low noise supplies using inexpensive power supplies, regardless of load (up to 1.5A). The regulator bodies are soldered to the board for improved thermal dissipation. DC supplies in the range of 5VDC to 10VDC may be used.

The Digilab 2 board uses a four layer PCB, with the inner layers dedicated to VCC and GND planes. Most of the VCC plane is at 3.3V, with an island under the FPGA at 2.5V. The FPGA and the other ICs on the board all have 0.1uF bypass capacitors placed as close as possible to the VCC pins.

Total board current is dependent on FPGA configuration, clock frequency, and external connections. In test circuits with roughly 50K gates routed, a 50MHz clock source and a single expansion board attached (the DIO2 board), approximately 200mA +/- 30% of supply current is drawn from the 2.5V supply and approximately 150mA +/- 50% is drawn from the 3.3V supply. These currents are strongly dependent on FPGA and peripheral board configurations.


All FPGA VCCO pins are connected to the 3.3V supply. If other VCCO voltages are required, please contact Digilent for information regarding various options ([www.digilentinc.com](http://www.digilentinc.com)).

**Expansion connectors**



The six expansion connectors, shown in Figure 4, are labeled A-F and use 100 mil spaced DIP headers. All six connectors have GND routed to pin 1, VU routed to pin 2, and 3.3V routed to pin 3. Pins 4-40 all route directly to the FPGA. The connectors are organized in pairs, with the A & B, C & D, and E & F pairs placed on the same board edge. Connectors A & B and E & F are routed in parallel, with pairs A & E and B & F sharing identical pin connections to the FPGA. Connectors C & D have all pins routed to separate FPGA pins. All connector pairs are separated by 400 mils, so any peripheral board can be placed in any connector (or pair of connectors).

The PQ208 package used on the D2 board allows 122 signals to be routed to the expansion connectors (the remaining 21 available signals are routed to the parallel and serial connectors). Connectors C & D are closest to the FPGA, and all C & D pins are connected to the closest available FPGA pins with the shortest possible route. Thus, the 74 FPGA signals routed to the C & D connectors will exhibit the



**Figure 4. Expansion connector detail**

least amount of signal delay, and data rates of up to 100MHz are attainable. The A & E connectors also route 37 FPGA signals, but along less favorable routes. Only 9 FPGA signals were left to route to the B & F connectors, so 28 pins on those connectors are not attached to anything. Connector pin definitions are shown in Table 2.

Table 2. Digilab 2 Expansion Connector pinouts

A&E connector		
Pin	Signal	S-II pin
1	GND	-
2	VU	-
3	VDD33	-
4	A4	70
5	A5	69
6	A6	68
7	A7	67
8	A8	63
9	A9	62
10	A10	61
11	A11	60
12	A12	59
13	A13	58
14	A14	57
15	A15	49
16	A16	48
17	A17	47
18	A18	46
19	A19	45
20	A20	44
21	A21	43
22	A22	42
23	A23	41
24	A24	37
25	A25	36
26	A26	35
27	A27	34
28	A28	33
29	A29	31
30	A30	30
31	A31	29
32	A32	27
33	A33	24
34	A34	23
35	A35	22
36	A36	21
37	A37	20
38	A38	18
39	A39	17
40	A40	16

B&F connector		
Pin	Signal	S-II pin
1	GND	-
2	VU	-
3	VDD33	-
4	B4	194
5	B5	193
6	B6	192
7	B7	191
8	B8	189
9	B9	188
10	B10	187
11	B11	185*
12	B12	182*
13	B13	-
14	B14	-
15	B15	-
16	B16	-
17	B17	-
18	NC	-
19	NC	-
20	NC	-
21	NC	-
22	NC	-
23	NC	-
24	NC	-
25	NC	-
26	NC	-
27	NC	-
28	NC	-
29	NC	-
30	NC	-
31	NC	-
32	NC	-
33	NC	-
34	NC	-
35	NC	-
36	NC	-
37	NC	-
38	NC	-
39	NC	-
40	NC	-

C connector		
Pin	Signal	S-II pin
1	GND	-
2	VU	-
3	VDD33	-
4	C4	181
5	C5	180
6	C6	179
7	C7	178
8	C8	176
9	C9	175
10	C10	174
11	C11	173
12	C12	172
13	C13	168
14	C14	167
15	C15	166
16	C16	165
17	C17	164
18	C18	163
19	C19	162
20	C20	161
21	C21	160
22	C22	154
23	C23	152
24	C24	151
25	C25	150
26	C26	149
27	C27	148
28	C28	147
29	C29	146
30	C30	142
31	C31	141
32	C32	140
33	C33	139
34	C34	138
35	C35	136
36	C36	135
37	C37	134
38	C38	133
39	C39	132
40	C40	129

D connector		
Pin	Signal	S-II pin
1	GND	-
2	VU	-
3	VDD33	-
4	D4	127
5	D5	125
6	D6	126
7	D7	122
8	D8	123
9	D9	120
10	D10	121
11	D11	115
12	D12	119
13	D13	113
14	D14	114
15	D15	111
16	D16	112
17	D17	109
18	D18	110
19	D19	102
20	D20	108
21	D21	100
22	D22	101
23	D23	98
24	D24	99
25	D25	96
26	D26	97
27	D27	94
28	D28	95
29	D29	89
30	D30	90
31	D31	87
32	D32	88
33	D33	84
34	D34	86
35	D35	82
36	D36	83
37	D37	75
38	D38	81
39	D39	73
40	D40	74

\* uses GCLK pin



### Pushbutton and LED

A single pushbutton and LED are provided on the board, allowing basic status and control functions to be implemented without a peripheral board. For example, the LED can be illuminated from a signal in the FPGA to verify that configuration has been successful, and the pushbutton can be used to provide a basic reset function independent of other inputs. The circuits are shown in Figure 5, below.




Figure 5. Pushbutton and LED detail

### Spartan 2 FPGA

The block diagram of the Digilab 2 board (Page 1) shows all connections between the FPGA and the devices on the board. All FPGA pin connections are shown in Table 3 (below).

The Spartan device, shown in Figure 6, can be configured using the Xilinx JTAG tools and a parallel cable connecting the D2 board and the host computer. Note that a separate JTAG header that connects directly to the JTAG pins is also provided.




Figure 6. Spartan 2 connection detail

For further information on the Spartan FPGA, please see the Xilinx data sheets available at the Xilinx website ([www.xilinx.com](http://www.xilinx.com)).

Table 3. Digilab 2 board Spartan 2 FPGA pinout

Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	<b>GND</b>	53	<b>VCCO</b>	105	<b>VCCO</b>	157	<b>TDO</b>
2	<b>TMS</b>	54	<b>M2</b>	106	<b>PROG</b>	158	<b>GND</b>
3	<b>PWT</b>	55	<b>GND</b>	107	<b>INIT</b>	159	<b>TDI</b>
4	<b>PINT</b>	56	<b>MODE</b>	108	D20	160	C21
5	<b>PD7</b>	57	A14	109	D17	161	C20
6	<b>PD6</b>	58	A13	110	D18	162	C19
7	<b>PD5</b>	59	A12	111	D15	163	C18
8	<b>PD4</b>	60	A11	112	D16	164	C17
9	<b>PD3</b>	61	A10	113	D13	165	C16
10	<b>PD2</b>	62	A9	114	D14	166	C15
11	<b>GND</b>	63	A8	115	D11	167	C14
12	<b>VCCO</b>	64	<b>GND</b>	116	<b>GND</b>	168	C13
13	<b>VCCINT</b>	65	<b>VCCO</b>	117	<b>VCCO</b>	169	<b>GND</b>
14	<b>PD1</b>	66	<b>VCCINT</b>	118	<b>VCCINT</b>	170	<b>VCCO</b>
15	<b>PD0</b>	67	A7	119	D12	171	<b>VCCINT</b>
16	A40	68	A6	120	D9	172	C12
17	A39	69	A5	121	D10	173	C11
18	A38	70	A4	122	D7	174	C10
19	<b>GND</b>	71	LED1	123	D8	175	C9
20	A37	72	<b>GND</b>	124	<b>GND</b>	176	C8
21	A36	73	D39	125	D5	177	<b>GND</b>
22	A35	74	D40	126	D6	178	C7
23	A34	75	D37	127	D4	179	C6
24	A33	76	<b>VCCINT</b>	128	<b>VCCINT</b>	180	C5
25	<b>GND</b>	77	BTN1*	129	C40	181	C4
26	<b>VCCO</b>	78	<b>VCCO</b>	130	<b>VCCO</b>	182	B12*
27	A32	79	<b>GND</b>	131	<b>GND</b>	183	<b>GND</b>
28	<b>VCCINT</b>	80	CLK1*	132	C39	184	<b>VCCO</b>
29	A31	81	D38	133	C38	185	B11*
30	A30	82	D35	134	C37	186	<b>VCCINT</b>
31	A29	83	D36	135	C36	187	B10
32	<b>GND</b>	84	D33	136	C35	188	B9
33	A28	85	<b>GND</b>	137	<b>GND</b>	189	B8
34	A27	86	D34	138	C34	190	<b>GND</b>
35	A26	87	D31	139	C33	191	B7
36	A25	88	D32	140	C32	192	B6
37	A24	89	D29	141	C31	193	B5
38	<b>VCCINT</b>	90	D30	142	C30	194	B4
39	<b>VCCO</b>	91	<b>VCCINT</b>	143	<b>VCCINT</b>	195	RTS
40	<b>GND</b>	92	<b>VCCO</b>	144	<b>VCCO</b>	196	<b>VCCINT</b>
41	A23	93	<b>GND</b>	145	<b>GND</b>	197	<b>VCCO</b>
42	A22	94	D29	146	C29	198	<b>GND</b>
43	A21	95	D28	147	C28	199	CTS
44	A20	96	D25	148	C27	200	DSR
45	A19	97	D26	149	C26	201	TXD
46	A18	98	D23	150	C25	202	RXD
47	A17	99	D24	151	C24	203	PRS
48	A16	100	D21	152	C23	204	PAS
49	A15	101	D22	153	<b>DIN</b>	205	PDS
50	<b>M1</b>	102	D14	154	C22	206	PWE
51	<b>GND</b>	103	<b>GND</b>	155	<b>CCLK</b>	207	<b>TCK</b>
52	<b>MO</b>	104	<b>DONE</b>	156	<b>VCCO</b>	208	<b>VCCO</b>

\* uses GCLK pin